This is an interesting examination of intel architecture history from the perspective of what micro-ops are used for a simple x86 loop and if they qualify as “RISC”.
No comments yet!
This is an interesting examination of intel architecture history from the perspective of what micro-ops are used for a simple x86 loop and if they qualify as “RISC”.
This is a community dedicated to the hardware aspect of technology, from PC parts, to gadgets, to servers, to industrial control equipment, to semiconductors.
Rules:
223
Monthly active users
474
Posts
1.4K
Comments